A 4-8 GHz CMOS active balun using a compensated single-FET topology

Leigh Milner*

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference proceeding contributionpeer-review


A single-FET active balun has been developed with a phase imbalance of less than ±1.5° and amplitude imbalance less than ±0.6dB from 4 to 8 GHz using 0.25μm silicon-on-sapphire CMOS. The source terminal of the transistor has been compensated with a shunt capacitance to ground and increased value for the source resistance. The compensation network has improved the phase imbalance by 29° at 8 GHz. The circuit dissipates 15mW and is 260×300μm including AC coupling capacitors.

Original languageEnglish
Title of host publicationMicroelectronics
Subtitle of host publicationDesign, Technology, and Packaging III
Publication statusPublished - 2008
Externally publishedYes
EventMicroelectronics: Design, Technology, and Packaging III - Canberra, ACT, Australia
Duration: 5 Dec 20077 Dec 2007


OtherMicroelectronics: Design, Technology, and Packaging III
CityCanberra, ACT


Dive into the research topics of 'A 4-8 GHz CMOS active balun using a compensated single-FET topology'. Together they form a unique fingerprint.

Cite this