A 66-MHz DSP-Augmented RAMDAC for Smooth-Shaded Graphic Applications

Jud Leonard; Neil Weste; Lawrence Bodony; Stephen Harston; Richard Meaney

doi:10.1109/4.74999

A 66-MHz DSP-Augmented RAMDAC for Smooth-Shaded Graphic Applications

Jud Leonard, Neil Weste, Lawrence Bodony, Stephen Harston, Richard Meaney

Research output: Contribution to journal › Article

5 Citations (Scopus)

Abstract

A fundamentally new type of RAMDAC¹ is described in which a custom digital signal processor (DSP) is interposed between the RAM and the DAC. The set of available colors is extended from 256 to over 700000 for an 8-b frame buffer. The device containing 60000 devices is fabricated in a 1.2-μm CMOS process supporting a 15-ns cycle operation.

Original language	English
Pages (from-to)	217-228
Number of pages	12
Journal	IEEE Journal of Solid-State Circuits
Volume	26
Issue number	3
DOIs	https://doi.org/10.1109/4.74999
Publication status	Published - 1991
Externally published	Yes

Access to Document

10.1109/4.74999

Link to publication in Scopus

Fingerprint Dive into the research topics of 'A 66-MHz DSP-Augmented RAMDAC for Smooth-Shaded Graphic Applications'. Together they form a unique fingerprint.

Cite this

Leonard, J., Weste, N., Bodony, L., Harston, S., & Meaney, R. (1991). A 66-MHz DSP-Augmented RAMDAC for Smooth-Shaded Graphic Applications. IEEE Journal of Solid-State Circuits, 26(3), 217-228. https://doi.org/10.1109/4.74999

@article{41926e1e1b6b4875a9daee9beeab36a5,

title = "A 66-MHz DSP-Augmented RAMDAC for Smooth-Shaded Graphic Applications",

abstract = "A fundamentally new type of RAMDAC1 is described in which a custom digital signal processor (DSP) is interposed between the RAM and the DAC. The set of available colors is extended from 256 to over 700000 for an 8-b frame buffer. The device containing 60000 devices is fabricated in a 1.2-μm CMOS process supporting a 15-ns cycle operation.",

author = "Jud Leonard and Neil Weste and Lawrence Bodony and Stephen Harston and Richard Meaney",

year = "1991",

doi = "10.1109/4.74999",

language = "English",

volume = "26",

pages = "217--228",

journal = "IEEE Journal of Solid-State Circuits",

issn = "0018-9200",

publisher = "Institute of Electrical and Electronics Engineers (IEEE)",

number = "3",

}

TY - JOUR

T1 - A 66-MHz DSP-Augmented RAMDAC for Smooth-Shaded Graphic Applications

AU - Leonard, Jud

AU - Weste, Neil

AU - Bodony, Lawrence

AU - Harston, Stephen

AU - Meaney, Richard

PY - 1991

Y1 - 1991

N2 - A fundamentally new type of RAMDAC1 is described in which a custom digital signal processor (DSP) is interposed between the RAM and the DAC. The set of available colors is extended from 256 to over 700000 for an 8-b frame buffer. The device containing 60000 devices is fabricated in a 1.2-μm CMOS process supporting a 15-ns cycle operation.

AB - A fundamentally new type of RAMDAC1 is described in which a custom digital signal processor (DSP) is interposed between the RAM and the DAC. The set of available colors is extended from 256 to over 700000 for an 8-b frame buffer. The device containing 60000 devices is fabricated in a 1.2-μm CMOS process supporting a 15-ns cycle operation.

UR - http://www.scopus.com/inward/record.url?scp=0026119964&partnerID=8YFLogxK

U2 - 10.1109/4.74999

DO - 10.1109/4.74999

M3 - Article

VL - 26

SP - 217

EP - 228

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 3

ER -