A low-cost architecture for DWT filter banks in RNS applications

Yinan Kong; Azadeh Safari; C. V. Niras

doi:10.1109/ISICIR.2014.7029566

A low-cost architecture for DWT filter banks in RNS applications

Yinan Kong, Azadeh Safari, C. V. Niras

School of Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference proceeding contribution › peer-review

1 Citation (Scopus)

Abstract

This paper presents a low-cost Finite Impulse Response (FIR) filter architecture for Discrete Wavelet Transform (DWT) using Residue Number System (RNS) arithmetic blocks. Modular adders and multipliers of the RNS-based filter banks are simplified using the low-cost moduli set (2ⁿ-1, 2ⁿ, 2ⁿ+1) and 6-bit dyadic-fraction filter coefficients. The FPGA synthesis results show that the proposed RNS-based filters operate 28% faster than the initial filter banks operated by binary arithmetic. Another noteworthy result is that the proposed RNS-based filter bank require less area compared to the initial filter bank. It confirms that using the proposed architecture for RNS-based filter banks has saved on the hardware complexity and the system area requirement.

Original language	English
Title of host publication	Proceedings of the 14th International Symposium on Integrated Circuits, ISIC 2014
Place of Publication	Piscataway, NJ
Publisher	Institute of Electrical and Electronics Engineers (IEEE)
Pages	448-451
Number of pages	4
ISBN (Electronic)	9781479948338, 9781479948345
ISBN (Print)	9781479948321
DOIs	https://doi.org/10.1109/ISICIR.2014.7029566
Publication status	Published - 2014
Event	14th International Symposium on Integrated Circuits, ISIC 2014 - Singapore, Singapore Duration: 10 Dec 2014 → 12 Dec 2014

Other

Other	14th International Symposium on Integrated Circuits, ISIC 2014
Country	Singapore
City	Singapore
Period	10/12/14 → 12/12/14

Access to Document

10.1109/ISICIR.2014.7029566

Link to publication in Scopus

Fingerprint Dive into the research topics of 'A low-cost architecture for DWT filter banks in RNS applications'. Together they form a unique fingerprint.

Cite this

@inproceedings{faf5257577d54d989b669ab8ef1462a4,

title = "A low-cost architecture for DWT filter banks in RNS applications",

abstract = "This paper presents a low-cost Finite Impulse Response (FIR) filter architecture for Discrete Wavelet Transform (DWT) using Residue Number System (RNS) arithmetic blocks. Modular adders and multipliers of the RNS-based filter banks are simplified using the low-cost moduli set (2n-1, 2n, 2n+1) and 6-bit dyadic-fraction filter coefficients. The FPGA synthesis results show that the proposed RNS-based filters operate 28% faster than the initial filter banks operated by binary arithmetic. Another noteworthy result is that the proposed RNS-based filter bank require less area compared to the initial filter bank. It confirms that using the proposed architecture for RNS-based filter banks has saved on the hardware complexity and the system area requirement.",

author = "Yinan Kong and Azadeh Safari and Niras, {C. V.}",

year = "2014",

doi = "10.1109/ISICIR.2014.7029566",

language = "English",

isbn = "9781479948321",

pages = "448--451",

booktitle = "Proceedings of the 14th International Symposium on Integrated Circuits, ISIC 2014",

publisher = "Institute of Electrical and Electronics Engineers (IEEE)",

address = "United States",

note = "14th International Symposium on Integrated Circuits, ISIC 2014 ; Conference date: 10-12-2014 Through 12-12-2014",

}

Kong, Y, Safari, A & Niras, CV 2014, A low-cost architecture for DWT filter banks in RNS applications. in Proceedings of the 14th International Symposium on Integrated Circuits, ISIC 2014., 7029566, Institute of Electrical and Electronics Engineers (IEEE), Piscataway, NJ, pp. 448-451, 14th International Symposium on Integrated Circuits, ISIC 2014, Singapore, Singapore, 10/12/14. https://doi.org/10.1109/ISICIR.2014.7029566

A low-cost architecture for DWT filter banks in RNS applications. / Kong, Yinan; Safari, Azadeh; Niras, C. V.

Proceedings of the 14th International Symposium on Integrated Circuits, ISIC 2014. Piscataway, NJ : Institute of Electrical and Electronics Engineers (IEEE), 2014. p. 448-451 7029566.

Research output: Chapter in Book/Report/Conference proceeding › Conference proceeding contribution › peer-review

TY - GEN

T1 - A low-cost architecture for DWT filter banks in RNS applications

AU - Kong, Yinan

AU - Safari, Azadeh

AU - Niras, C. V.

PY - 2014

Y1 - 2014

N2 - This paper presents a low-cost Finite Impulse Response (FIR) filter architecture for Discrete Wavelet Transform (DWT) using Residue Number System (RNS) arithmetic blocks. Modular adders and multipliers of the RNS-based filter banks are simplified using the low-cost moduli set (2n-1, 2n, 2n+1) and 6-bit dyadic-fraction filter coefficients. The FPGA synthesis results show that the proposed RNS-based filters operate 28% faster than the initial filter banks operated by binary arithmetic. Another noteworthy result is that the proposed RNS-based filter bank require less area compared to the initial filter bank. It confirms that using the proposed architecture for RNS-based filter banks has saved on the hardware complexity and the system area requirement.

AB - This paper presents a low-cost Finite Impulse Response (FIR) filter architecture for Discrete Wavelet Transform (DWT) using Residue Number System (RNS) arithmetic blocks. Modular adders and multipliers of the RNS-based filter banks are simplified using the low-cost moduli set (2n-1, 2n, 2n+1) and 6-bit dyadic-fraction filter coefficients. The FPGA synthesis results show that the proposed RNS-based filters operate 28% faster than the initial filter banks operated by binary arithmetic. Another noteworthy result is that the proposed RNS-based filter bank require less area compared to the initial filter bank. It confirms that using the proposed architecture for RNS-based filter banks has saved on the hardware complexity and the system area requirement.

UR - http://www.scopus.com/inward/record.url?scp=84924327383&partnerID=8YFLogxK

U2 - 10.1109/ISICIR.2014.7029566

DO - 10.1109/ISICIR.2014.7029566

M3 - Conference proceeding contribution

SN - 9781479948321

SP - 448

EP - 451

BT - Proceedings of the 14th International Symposium on Integrated Circuits, ISIC 2014

PB - Institute of Electrical and Electronics Engineers (IEEE)

CY - Piscataway, NJ

T2 - 14th International Symposium on Integrated Circuits, ISIC 2014

Y2 - 10 December 2014 through 12 December 2014

ER -