Application of a planar EBG structure to parallel-plate noise suppression in high speed circuits

Aldo De Sabata*, Ladislau Matekovits

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference proceeding contributionpeer-review

Abstract

The problem of parallel-plate noise mitigation pertaining to signal integrity in high speed digital and mixed-signal circuits is tackled. A parametric study of a proposed planar, periodic, metal structure embedded in an inhomogeneous parallel-plate waveguide is performed by full-wave electromagnetic simulation. Results demonstrate that the proposed solution meets the requirements of the problem. Detailed results obtained through simulation are provided in order to support design of such structures.

Original languageEnglish
Title of host publicationISETC '12
Subtitle of host publication2012 10th International Symposium on Electronics and Telecommunications : proceedings
Place of PublicationPiscataway, NJ
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Number of pages4
ISBN (Electronic)9781467311762, 9781467311755
ISBN (Print)9781467311779
DOIs
Publication statusPublished - 2012
Externally publishedYes
Event2012 10th International Symposium on Electronics and Telecommunications, ISETC 2012 - Timisoara
Duration: 15 Nov 201216 Nov 2012

Other

Other2012 10th International Symposium on Electronics and Telecommunications, ISETC 2012
CityTimisoara
Period15/11/1216/11/12

Keywords

  • signal integrity
  • parallel-plate noise mitigation
  • high impedance surface
  • metamaterials
  • electromagnetic band-gap

Fingerprint

Dive into the research topics of 'Application of a planar EBG structure to parallel-plate noise suppression in high speed circuits'. Together they form a unique fingerprint.

Cite this