Array Configurations for Dynamic Time Warping

David J. Burr; Bryan D. Ackland; Neil Weste

doi:10.1109/TASSP.1984.1164276

Array Configurations for Dynamic Time Warping

David J. Burr, Bryan D. Ackland, Neil Weste

Research output: Contribution to journal › Article › peer-review

14 Citations (Scopus)

Abstract

ln a previous paper an array architecture was revealed for real-time dynamic time warping. An integrated processor was designed and built for use in such an array. This paper discusses reduced arrays which allow a continuum of tradeoffs between speed and circuit complexity. Reduced arrays permit design of fixed-size systems for problems which are unbounded in size.

Original language	English
Pages (from-to)	119-128
Number of pages	10
Journal	IEEE Transactions on Acoustics, Speech, and Signal Processing
Volume	32
Issue number	1
DOIs	https://doi.org/10.1109/TASSP.1984.1164276
Publication status	Published - 1984
Externally published	Yes

Access to Document

10.1109/TASSP.1984.1164276

Cite this

@article{a0b73ea799414024afd22bfc460202bb,

title = "Array Configurations for Dynamic Time Warping",

abstract = "ln a previous paper an array architecture was revealed for real-time dynamic time warping. An integrated processor was designed and built for use in such an array. This paper discusses reduced arrays which allow a continuum of tradeoffs between speed and circuit complexity. Reduced arrays permit design of fixed-size systems for problems which are unbounded in size.",

author = "Burr, {David J.} and Ackland, {Bryan D.} and Neil Weste",

year = "1984",

doi = "10.1109/TASSP.1984.1164276",

language = "English",

volume = "32",

pages = "119--128",

journal = "IEEE Transactions on Acoustics, Speech, and Signal Processing",

issn = "0096-3518",

publisher = "Institute of Electrical and Electronics Engineers (IEEE)",

number = "1",

}

TY - JOUR

T1 - Array Configurations for Dynamic Time Warping

AU - Burr, David J.

AU - Ackland, Bryan D.

AU - Weste, Neil

PY - 1984

Y1 - 1984

N2 - ln a previous paper an array architecture was revealed for real-time dynamic time warping. An integrated processor was designed and built for use in such an array. This paper discusses reduced arrays which allow a continuum of tradeoffs between speed and circuit complexity. Reduced arrays permit design of fixed-size systems for problems which are unbounded in size.

AB - ln a previous paper an array architecture was revealed for real-time dynamic time warping. An integrated processor was designed and built for use in such an array. This paper discusses reduced arrays which allow a continuum of tradeoffs between speed and circuit complexity. Reduced arrays permit design of fixed-size systems for problems which are unbounded in size.

UR - http://www.scopus.com/inward/record.url?scp=0021371647&partnerID=8YFLogxK

U2 - 10.1109/TASSP.1984.1164276

DO - 10.1109/TASSP.1984.1164276

M3 - Article

AN - SCOPUS:0021371647

SN - 0096-3518

VL - 32

SP - 119

EP - 128

JO - IEEE Transactions on Acoustics, Speech, and Signal Processing

JF - IEEE Transactions on Acoustics, Speech, and Signal Processing

IS - 1

ER -

Array Configurations for Dynamic Time Warping

Abstract

Access to Document

Other files and links

Fingerprint

Cite this