Bit-serial digital signal processing using multiple operand addition

B. A. Swanson

Bit-serial digital signal processing using multiple operand addition

B. A. Swanson^*

^*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceeding › Conference proceeding contribution › peer-review

Abstract

Many common DSP tasks can be formulated in terms of multiple-operand addition, allowing the use of column-sum (i. e. carry-save) techniques. In bit-serial form, performance superior to word-wide DSP micro-processors can then be achieved. A novel pass transistor implementation of the required (p,q) parallel counters consumes less power and area than previous schemes.

Original language	English
Title of host publication	National Conference Publication - Institution of Engineers, Australia
Publisher	Inst of Engineers
Pages	148-149
Number of pages	2
ISBN (Print)	0858253461
Publication status	Published - 1987
Externally published	Yes

Cite this

@inproceedings{52899741e9344e2a963b96eb5495208e,

title = "Bit-serial digital signal processing using multiple operand addition",

abstract = "Many common DSP tasks can be formulated in terms of multiple-operand addition, allowing the use of column-sum (i. e. carry-save) techniques. In bit-serial form, performance superior to word-wide DSP micro-processors can then be achieved. A novel pass transistor implementation of the required (p,q) parallel counters consumes less power and area than previous schemes.",

author = "Swanson, {B. A.}",

year = "1987",

language = "English",

isbn = "0858253461",

pages = "148--149",

booktitle = "National Conference Publication - Institution of Engineers, Australia",

publisher = "Inst of Engineers",

}

TY - GEN

T1 - Bit-serial digital signal processing using multiple operand addition

AU - Swanson, B. A.

PY - 1987

Y1 - 1987

N2 - Many common DSP tasks can be formulated in terms of multiple-operand addition, allowing the use of column-sum (i. e. carry-save) techniques. In bit-serial form, performance superior to word-wide DSP micro-processors can then be achieved. A novel pass transistor implementation of the required (p,q) parallel counters consumes less power and area than previous schemes.

AB - Many common DSP tasks can be formulated in terms of multiple-operand addition, allowing the use of column-sum (i. e. carry-save) techniques. In bit-serial form, performance superior to word-wide DSP micro-processors can then be achieved. A novel pass transistor implementation of the required (p,q) parallel counters consumes less power and area than previous schemes.

UR - http://www.scopus.com/inward/record.url?scp=0023566204&partnerID=8YFLogxK

M3 - Conference proceeding contribution

AN - SCOPUS:0023566204

SN - 0858253461

SP - 148

EP - 149

BT - National Conference Publication - Institution of Engineers, Australia

PB - Inst of Engineers

ER -

Bit-serial digital signal processing using multiple operand addition

Abstract

Other files and links

Fingerprint

Cite this