Abstract
This paper deals with and details the design of a power-aware adaptive digital image rejection receiver based on blind-source-separation that alleviates the RF analog front-end impairments. Power-aware system design at the RTL level without having to redesign arithmetic circuits is used to reduce the power consumption in nomadic devices. Power-aware multipliers with configurable precision are used to trade-off the Image-Rejection-Ratio (IRR) performance with power consumption. Results of the simulation case studies demonstrate that the IRR performance of the power-aware system is comparable to that of the normal implementation albeit degraded slightly, but well within the acceptable limits.
Original language | English |
---|---|
Title of host publication | 2009 IEEE International Symposium on Circuits and Systems, ISCAS 2009 |
Place of Publication | Piscataway, New Jersey |
Publisher | Institute of Electrical and Electronics Engineers (IEEE) |
Pages | 209-212 |
Number of pages | 4 |
ISBN (Print) | 9781424438280 |
DOIs | |
Publication status | Published - 2009 |
Externally published | Yes |
Event | 2009 IEEE International Symposium on Circuits and Systems, ISCAS - 2009 - Taipei, Taiwan Duration: 24 May 2009 → 27 May 2009 |
Other
Other | 2009 IEEE International Symposium on Circuits and Systems, ISCAS - 2009 |
---|---|
Country/Territory | Taiwan |
City | Taipei |
Period | 24/05/09 → 27/05/09 |