Abstract
Wallace tree multipliers provide a power-efficient strategy for high speed multiplication. The use of high speed 7?3 counters in the Wallace tree reduction can further improve the multiplier speed. This paper presents an algorithmic approach to construct the counter based Wallace tree multipliers. The proposed algorithm can be used to implement the efficient counter based Wallace multiplier of any size suitable for FPGA or ASIC synthesis tools. The designs are synthesized in Synopsys Design Compiler using 90 nm CMOS technology. The detailed comparison of traditional and counter based Wallace multipliers is performed which shows that the counter based Wallace multiplier is up to 22% faster as compared to the traditional Wallace multiplier.
Original language | English |
---|---|
Title of host publication | Proceedings - 2015 10th International Conference on Computer Engineering and Systems, ICCES 2015 |
Editors | Wahied Gharieb Ali Abdelaal, M. Watheq El-Kharashi, Ayman M. Bahaa El-Din, Mohamad Taher, Ahmed M. Zaki |
Place of Publication | Piscataway, NJ |
Publisher | Institute of Electrical and Electronics Engineers (IEEE) |
Pages | 133-138 |
Number of pages | 6 |
ISBN (Electronic) | 9781467399715 |
DOIs | |
Publication status | Published - 2015 |
Event | 10th International Conference on Computer Engineering and Systems, ICCES 2015 - Cairo, Egypt Duration: 23 Dec 2015 → 24 Dec 2015 |
Other
Other | 10th International Conference on Computer Engineering and Systems, ICCES 2015 |
---|---|
Country/Territory | Egypt |
City | Cairo |
Period | 23/12/15 → 24/12/15 |