Skip to main navigation Skip to search Skip to main content

Efficient FPGA implementation of an adaptive IQ-imbalance corrector for communication receivers using reduced range multipliers

Ediz Cetin*, Suleyman S. Demirsoy, Izzet Kale, Richard C S Morling

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference proceeding contributionpeer-review

Fingerprint

Dive into the research topics of 'Efficient FPGA implementation of an adaptive IQ-imbalance corrector for communication receivers using reduced range multipliers'. Together they form a unique fingerprint.
Sort by

Computer Science