FMER

a hybrid configuration memory error recovery scheme for highly reliable FPGA SoCs

Dimitris Agiakatsikas, Ediz Cetin, Oliver Diessel

Research output: Chapter in Book/Report/Conference proceedingConference proceeding contribution

7 Citations (Scopus)

Abstract

High-reliability SRAM-based Field Programmable Gate Array (FPGA) designs that are deployed in space are commonly triplicated to mask Single Event Upsets (SEUs) and employ either scrubbing or modular reconfiguration to recover from radiation-induced configuration memory errors. Scrubbing benefits from vendor support and clears errors anywhere in the design but suffers from longer recovery times and higher energy use. Module-based error recovery is more energy efficient and responsive but repairs only corrupted TMR modules, leaving the supporting parts of the design such as pins or routing that are not included in the modules unrecovered. This paper proposes and assesses a hybrid technique we refer to as Frame- and Module-based Error Recovery (FMER) that uses modular reconfiguration to repair faulty TMR modules and otherwise scrubs the supporting parts of the design. We derive and compare the reliability, availability and power consumption of TMR-based System on Chip (SoC) designs that incorporate FMER, modular reconfiguration alone, blind scrubbing and no recovery. Our results reveal that FMER has the highest reliability and availability of the studied techniques in high radiation environments or when a mission's energy budget is limited.

Original languageEnglish
Title of host publication26th International Conference on Field-Programmable Logic and Applications
Subtitle of host publicationSwissTech Convention Centre, Lausanne, Switzerland, 29th August – 2nd September 2016
Place of PublicationPiscataway, NJ
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Number of pages4
ISBN (Electronic)9782839918442
DOIs
Publication statusPublished - 2016
Externally publishedYes
Event26th International Conference on Field-Programmable Logic and Applications, FPL 2016 - Lausanne, Switzerland
Duration: 29 Aug 20162 Sep 2016

Conference

Conference26th International Conference on Field-Programmable Logic and Applications, FPL 2016
CountrySwitzerland
CityLausanne
Period29/08/162/09/16

Fingerprint Dive into the research topics of 'FMER: a hybrid configuration memory error recovery scheme for highly reliable FPGA SoCs'. Together they form a unique fingerprint.

Cite this