FMER: an energy-efficient error recovery methodology for SRAM-based FPGA designs

Dimitris Agiakatsikas, Ediz Cetin, Oliver Diessel

Research output: Contribution to journalArticlepeer-review

5 Citations (Scopus)


This paper introduces frame- and module-based configuration memory error recovery (FMER), that is, a FMER technique targeting triple modular redundant (TMR) designs that are realized on SRAM-based FPGAs. Module-based configuration memory (CM) error recovery (MER) is used to reconfigure on demand the CM of faulty TMR modules, whereas the remaining CM of the device recovers from soft errors with periodic scrubbing. We derive reliability, availability, and power consumption models of TMR designs that incorporate FMER, MER, blind scrubbing, and no recovery at all, and show that FMER is particularly beneficial for missions that require high reliability or availability subject to a low-energy budget.
Original languageEnglish
Pages (from-to)2695-2712
Number of pages18
JournalIEEE Transactions on Aerospace and Electronic Systems
Issue number6
Early online date18 Apr 2018
Publication statusPublished - Dec 2018


Dive into the research topics of 'FMER: an energy-efficient error recovery methodology for SRAM-based FPGA designs'. Together they form a unique fingerprint.

Cite this