Abstract
Discrete wavelet transform (DWT) has shown great performance in digital image compression and denoising applications. It is the transformation used for source encoding in JPEG2000 still image compression standard and FBI wavelet scalar quantization. DWT is capable of fast image compression at less area and low power consumption. This paper presents 4-tap orthogonal DWT based on the residue number system. Hardware complexity reduction and design improvement are achieved by employing RNS for arithmetic operations and LUT sharing between low pass and high pass filters. The RNS based DWT is simulated and implemented on the Xilinx FPGA to verify the functionality and efficiency of the design.
Original language | English |
---|---|
Title of host publication | 2012 International Symposium on Communications and Information Technologies, ISCIT 2012 |
Place of Publication | Piscataway, N.J. |
Publisher | Institute of Electrical and Electronics Engineers (IEEE) |
Pages | 952-955 |
Number of pages | 4 |
ISBN (Print) | 9781467311571 |
DOIs | |
Publication status | Published - 2012 |
Event | 2012 International Symposium on Communications and Information Technologies, ISCIT 2012 - Gold Coast, QLD, Australia Duration: 2 Oct 2012 → 5 Oct 2012 |
Other
Other | 2012 International Symposium on Communications and Information Technologies, ISCIT 2012 |
---|---|
Country/Territory | Australia |
City | Gold Coast, QLD |
Period | 2/10/12 → 5/10/12 |