High speed array computer for dynamic time warping

D. J. Burr; Bryan Ackland; Neil Weste

High speed array computer for dynamic time warping

D. J. Burr^*, Bryan Ackland, Neil Weste

^*Corresponding author for this work

School of Engineering

Research output: Contribution to journal › Article › peer-review

11 Citations (Scopus)

Abstract

A CMOS integrated array processor for computing the dynamic time warp algorithm is described. It allows many popular variations including LPC and frequency domain representations of speech. High speed is obtained by extensive pipelining, parallel computation, and simultaneous matching of multiple patterns. A realistic application using 40 nine-component LPC vectors per word permits 10,000 word comparisons per second or, equivalently, real time recognition of a 10,000 word vocabulary.

Original language	English
Pages (from-to)	471-474
Number of pages	4
Journal	ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings
Volume	2
Publication status	Published - 1981

Cite this

@article{0873847134b04c53bcf543fb34a13c8a,

title = "High speed array computer for dynamic time warping",

abstract = "A CMOS integrated array processor for computing the dynamic time warp algorithm is described. It allows many popular variations including LPC and frequency domain representations of speech. High speed is obtained by extensive pipelining, parallel computation, and simultaneous matching of multiple patterns. A realistic application using 40 nine-component LPC vectors per word permits 10,000 word comparisons per second or, equivalently, real time recognition of a 10,000 word vocabulary.",

author = "Burr, \{D. J.\} and Bryan Ackland and Neil Weste",

year = "1981",

language = "English",

volume = "2",

pages = "471--474",

journal = "ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings",

issn = "0736-7791",

publisher = "Institute of Electrical and Electronics Engineers (IEEE)",

}

TY - JOUR

T1 - High speed array computer for dynamic time warping

AU - Burr, D. J.

AU - Ackland, Bryan

AU - Weste, Neil

PY - 1981

Y1 - 1981

N2 - A CMOS integrated array processor for computing the dynamic time warp algorithm is described. It allows many popular variations including LPC and frequency domain representations of speech. High speed is obtained by extensive pipelining, parallel computation, and simultaneous matching of multiple patterns. A realistic application using 40 nine-component LPC vectors per word permits 10,000 word comparisons per second or, equivalently, real time recognition of a 10,000 word vocabulary.

AB - A CMOS integrated array processor for computing the dynamic time warp algorithm is described. It allows many popular variations including LPC and frequency domain representations of speech. High speed is obtained by extensive pipelining, parallel computation, and simultaneous matching of multiple patterns. A realistic application using 40 nine-component LPC vectors per word permits 10,000 word comparisons per second or, equivalently, real time recognition of a 10,000 word vocabulary.

UR - https://www.scopus.com/pages/publications/0019661509

M3 - Article

AN - SCOPUS:0019661509

SN - 0736-7791

VL - 2

SP - 471

EP - 474

JO - ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

JF - ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

ER -

High speed array computer for dynamic time warping

Abstract

Other files and links

Fingerprint

Cite this