LMS algorithm implementation in FPGA for noise reduction and echo cancellation

C. V. Niras*, Yinan Kong

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference proceeding contributionpeer-review

2 Citations (Scopus)

Abstract

An FPGA implementation of a delayed Least Mean Square (LMS) adaptive filter is proposed for acoustic noise reduction and echo cancellation. The design is based on a single MAC FIR filter minimizing the utilization of FPGA resources. This structure is well suited for echo cancellation and noise reduction in concert halls, where the filter length is high and the sampling rate is relatively low.

Original languageEnglish
Title of host publicationFourth International Conference on Advances in Recent Technologies in Communication and Computing (ARTCom2012)
Place of PublicationUK
PublisherInstitution of Engineering and Technology
Pages193-195
Number of pages3
Volume2012
EditionCP652
ISBN (Electronic)9781849199292
ISBN (Print)9781634396226
DOIs
Publication statusPublished - 2012
Event4th International Conference on Advances in Recent Technologies in Communication and Computing, ARTCom 2012 - Bangalore, India
Duration: 19 Oct 201220 Oct 2012

Other

Other4th International Conference on Advances in Recent Technologies in Communication and Computing, ARTCom 2012
CountryIndia
CityBangalore
Period19/10/1220/10/12

Keywords

  • Adaptive systems
  • Echo canceller
  • FPGA
  • LMS
  • Noise reduction

Fingerprint

Dive into the research topics of 'LMS algorithm implementation in FPGA for noise reduction and echo cancellation'. Together they form a unique fingerprint.

Cite this