LMS algorithm implementation in FPGA for noise reduction and echo cancellation

C. V. Niras; Yinan Kong

doi:10.1049/cp.2012.2525

LMS algorithm implementation in FPGA for noise reduction and echo cancellation

C. V. Niras^*, Yinan Kong

^*Corresponding author for this work

School of Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference proceeding contribution › peer-review

2 Citations (Scopus)

Abstract

An FPGA implementation of a delayed Least Mean Square (LMS) adaptive filter is proposed for acoustic noise reduction and echo cancellation. The design is based on a single MAC FIR filter minimizing the utilization of FPGA resources. This structure is well suited for echo cancellation and noise reduction in concert halls, where the filter length is high and the sampling rate is relatively low.

Original language	English
Title of host publication	Fourth International Conference on Advances in Recent Technologies in Communication and Computing (ARTCom2012)
Place of Publication	UK
Publisher	Institution of Engineering and Technology
Pages	193-195
Number of pages	3
Volume	2012
Edition	CP652
ISBN (Electronic)	9781849199292
ISBN (Print)	9781634396226
DOIs	https://doi.org/10.1049/cp.2012.2525
Publication status	Published - 2012
Event	4th International Conference on Advances in Recent Technologies in Communication and Computing, ARTCom 2012 - Bangalore, India Duration: 19 Oct 2012 → 20 Oct 2012

Other

Other	4th International Conference on Advances in Recent Technologies in Communication and Computing, ARTCom 2012
Country/Territory	India
City	Bangalore
Period	19/10/12 → 20/10/12

Keywords

Adaptive systems
Echo canceller
FPGA
LMS
Noise reduction

Access to Document

10.1049/cp.2012.2525

Cite this

@inproceedings{1ca2e206b304498e807505bd5d3744a4,

title = "LMS algorithm implementation in FPGA for noise reduction and echo cancellation",

abstract = "An FPGA implementation of a delayed Least Mean Square (LMS) adaptive filter is proposed for acoustic noise reduction and echo cancellation. The design is based on a single MAC FIR filter minimizing the utilization of FPGA resources. This structure is well suited for echo cancellation and noise reduction in concert halls, where the filter length is high and the sampling rate is relatively low.",

keywords = "Adaptive systems, Echo canceller, FPGA, LMS, Noise reduction",

author = "Niras, {C. V.} and Yinan Kong",

year = "2012",

doi = "10.1049/cp.2012.2525",

language = "English",

isbn = "9781634396226",

volume = "2012",

pages = "193--195",

booktitle = "Fourth International Conference on Advances in Recent Technologies in Communication and Computing (ARTCom2012)",

publisher = "Institution of Engineering and Technology",

address = "United Kingdom",

edition = "CP652",

note = "4th International Conference on Advances in Recent Technologies in Communication and Computing, ARTCom 2012 ; Conference date: 19-10-2012 Through 20-10-2012",

}

Niras, CV & Kong, Y 2012, LMS algorithm implementation in FPGA for noise reduction and echo cancellation. in Fourth International Conference on Advances in Recent Technologies in Communication and Computing (ARTCom2012). CP652 edn, vol. 2012, Institution of Engineering and Technology, UK, pp. 193-195, 4th International Conference on Advances in Recent Technologies in Communication and Computing, ARTCom 2012, Bangalore, India, 19/10/12. https://doi.org/10.1049/cp.2012.2525

LMS algorithm implementation in FPGA for noise reduction and echo cancellation. / Niras, C. V.; Kong, Yinan.

Fourth International Conference on Advances in Recent Technologies in Communication and Computing (ARTCom2012). Vol. 2012 CP652. ed. UK : Institution of Engineering and Technology, 2012. p. 193-195.

Research output: Chapter in Book/Report/Conference proceeding › Conference proceeding contribution › peer-review

TY - GEN

T1 - LMS algorithm implementation in FPGA for noise reduction and echo cancellation

AU - Niras, C. V.

AU - Kong, Yinan

PY - 2012

Y1 - 2012

N2 - An FPGA implementation of a delayed Least Mean Square (LMS) adaptive filter is proposed for acoustic noise reduction and echo cancellation. The design is based on a single MAC FIR filter minimizing the utilization of FPGA resources. This structure is well suited for echo cancellation and noise reduction in concert halls, where the filter length is high and the sampling rate is relatively low.

AB - An FPGA implementation of a delayed Least Mean Square (LMS) adaptive filter is proposed for acoustic noise reduction and echo cancellation. The design is based on a single MAC FIR filter minimizing the utilization of FPGA resources. This structure is well suited for echo cancellation and noise reduction in concert halls, where the filter length is high and the sampling rate is relatively low.

KW - Adaptive systems

KW - Echo canceller

KW - FPGA

KW - LMS

KW - Noise reduction

UR - http://www.scopus.com/inward/record.url?scp=84907550496&partnerID=8YFLogxK

U2 - 10.1049/cp.2012.2525

DO - 10.1049/cp.2012.2525

M3 - Conference proceeding contribution

AN - SCOPUS:84907550496

SN - 9781634396226

VL - 2012

SP - 193

EP - 195

BT - Fourth International Conference on Advances in Recent Technologies in Communication and Computing (ARTCom2012)

PB - Institution of Engineering and Technology

CY - UK

T2 - 4th International Conference on Advances in Recent Technologies in Communication and Computing, ARTCom 2012

Y2 - 19 October 2012 through 20 October 2012

ER -

LMS algorithm implementation in FPGA for noise reduction and echo cancellation

Abstract

Other

Keywords

Access to Document

Other files and links

Fingerprint

Cite this