Low-area Wallace multiplier

Shahzad Asif*, Yinan Kong

*Corresponding author for this work

Research output: Contribution to journalArticle

11 Citations (Scopus)

Abstract

Multiplication is one of the most commonly used operations in the arithmetic. Multipliers based on Wallace reduction tree provide an area-efficient strategy for high speed multiplication. A number of modifications are proposed in the literature to optimize the area of the Wallace multiplier. This paper proposed a reduced-area Wallace multiplier without compromising on the speed of the original Wallace multiplier. Designs are synthesized using Synopsys Design Compiler in 90 nm process technology. Synthesis results show that the proposed multiplier has the lowest area as compared to other tree-based multipliers. The speed of the proposed and reference multipliers is almost the same.

Original languageEnglish
Article number343960
Pages (from-to)1-6
Number of pages6
JournalVLSI Design
Volume2014
DOIs
Publication statusPublished - 2014

Cite this