Low power single bitline 6T SRAM cell with high read stability

Budhaditya Majumdar*, Sumana Basu

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference proceeding contributionpeer-review

22 Citations (Scopus)


This paper presents a novel CMOS 6-transistor SRAM cell for different purposes including low power embedded SRAM applications and stand-alone SRAM applications. The data is retained by the cell with the help of leakage current and positive feedback, and does not use any refresh cycle. The size of the new cell is comparable to the conventional six-transistor cell of same technology and design rules. Also, the proposed cells uses a single bit-line for both read and write purposes. The cell proposed in this paper consumes less dynamic power and has higher read stability than the standard one. In conventional six-transistor (6T) SRAM cell, read stability is very low due to the voltage division between the access and driver transistors during read operation. In existing SRAM topologies of 8T, 9T and higher transistor count, the read static noise margin (SNM) is increased but size of the cell and power consumption increases relatively. In the proposed technique, the SRAM cell operates by charging/discharging of a single bit-line (BL) during read and write operation, resulting in reduction of dynamic power consumption to only 40% to 60% (best case/worst case) of that of a conventional 6T SRAM cell. The power consumption is further decreased if the switching operational voltage of the bit-line lies between 0.25VDD to 0.5VDD. All simulations are done using 0.18um Technology.

Original languageEnglish
Title of host publicationReTIS 2011
Subtitle of host publicationInternational Conference on Recent Trends in Information Systems : proceedings
Place of PublicationPiscataway, NJ
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Number of pages6
ISBN (Electronic)9781457707926, 9781457707919
ISBN (Print)9781457707902
Publication statusPublished - 2011
Externally publishedYes
Event2011 International Conference on Recent Trends in Information Systems, ReTIS 2011 - Kolkata, India
Duration: 21 Dec 201123 Dec 2011


Other2011 International Conference on Recent Trends in Information Systems, ReTIS 2011


  • single bit-line
  • low power
  • SRAM
  • 6T Cell
  • read stable


Dive into the research topics of 'Low power single bitline 6T SRAM cell with high read stability'. Together they form a unique fingerprint.

Cite this