Abstract
The back-gate bias-dependent gate-induced drain leakage (GIDL) and gate current models of ultrathin body (UTB) silicon-on-insulator (SOI) MOSFETs are proposed. From the experimental data, the GIDL current depends on the back bias due to the electric field change in the channel/drain junction. This effect is modeled using effective gate bias as the threshold voltage shifts. The back-gate bias-dependent gate current is also analyzed and modeled. The voltage across the oxide and available charges for tunneling are the important factors. In accumulation bias condition, the gate leakage is mainly flowing through the overlap region, while in inversion bias condition the current is tunneling from the gate to the channel. Both back bias-dependent GIDL and gate current models are implemented into industry standard compact model Berkeley Short-channel IGFET Model-Independent Multi-Gate for UTB SOI transistors. The model is in good agreement with the experimental data.
Original language | English |
---|---|
Pages (from-to) | 3986 - 3990 |
Number of pages | 5 |
Journal | IEEE Transactions on Electron Devices |
Volume | 64 |
Issue number | 10 |
DOIs | |
Publication status | Published - 2017 |
Keywords
- Back gate
- Berkeley short-channel IGFET model-independent multi-gate (BSIM-IMG)
- Data models
- gate leakage
- GIDL
- Leakage currents
- Logic gates
- modeling
- MOSFET
- MOSFET circuits
- Semiconductor device modeling
- Tunneling