Power efficient scalable hybrid processor architecture

Muhammad Bilal*, Sana Imtiaz, Shahzad Asif, Wadood Abdul

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference proceeding contribution

1 Citation (Scopus)

Abstract

This paper presents a general-purpose power efficient scalable hybrid architecture, that integrates scalar and vector processor architectures together to achieve better performance for both vectorizable and non-vectorizable portions of a program. As many applications require different cost and performance constraints, the scalability of the proposed design offers numerous variants in order to provide the required performance-cost ratios. Scalability is further investigated in terms of size of data elements, length of vector registers and addressing capability. The hybrid approach of integrating a fully capable scalar processor with a vector processor removes the need for inter-processor communication, thereby decreasing the delay associated with it. The goal is not only to reduce the power consumption but also to increase the power efficiency. The proposed architecture adopts several techniques to improve power efficiency, such as limited multithreading capability, compiler based techniques as well as dynamic power management.

Original languageEnglish
Title of host publication2012 Second International Conference on Digital Information and Communication Technology and its Applications (DICTAP 2012)
Place of PublicationPiscataway, NJ
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Pages338-342
Number of pages5
ISBN (Electronic)9781467307345, 9781467307321
ISBN (Print)9781467307338
DOIs
Publication statusPublished - May 2012
Event2012 2nd International Conference on Digital Information and Communication Technology and its Applications, DICTAP - 2012 - Bangkok, Thailand
Duration: 16 May 201218 May 2012

Other

Other2012 2nd International Conference on Digital Information and Communication Technology and its Applications, DICTAP - 2012
CountryThailand
CityBangkok
Period16/05/1218/05/12

Fingerprint Dive into the research topics of 'Power efficient scalable hybrid processor architecture'. Together they form a unique fingerprint.

Cite this