Problems in designing FET MMICs with low distortion

D. R. Webster; D. G. Haigh; A. E. Parker; J. B. Scott

Problems in designing FET MMICs with low distortion

D. R. Webster^*, D. G. Haigh, A. E. Parker, J. B. Scott

^*Corresponding author for this work

Research output: Contribution to journal › Article › peer-review

1 Citation (Scopus)

Abstract

The issue of designing circuits with low distortion, concentrating on the difficulties involved is addressed. These difficulties include the selection of suitable simulator device models, selection of a convenient characterization technique and the selection of a suitable topology and operating point. A description of the FET behavior and the issue of the mathematical representation of the FET behavior for analysis, design and device characterization are presented. Lastly, a discussion of some of the issues in the design of linear and nonlinear circuits for low distortion is given.

Original language	English
Journal	IEE Colloquium (Digest)
Issue number	92
Publication status	Published - 1994
Externally published	Yes

Cite this

@article{ef5ed09272974e8da44cdb7c3c690904,

title = "Problems in designing FET MMICs with low distortion",

abstract = "The issue of designing circuits with low distortion, concentrating on the difficulties involved is addressed. These difficulties include the selection of suitable simulator device models, selection of a convenient characterization technique and the selection of a suitable topology and operating point. A description of the FET behavior and the issue of the mathematical representation of the FET behavior for analysis, design and device characterization are presented. Lastly, a discussion of some of the issues in the design of linear and nonlinear circuits for low distortion is given.",

author = "Webster, {D. R.} and Haigh, {D. G.} and Parker, {A. E.} and Scott, {J. B.}",

year = "1994",

language = "English",

journal = "IEE Colloquium (Digest)",

issn = "0963-3308",

publisher = "Institute of Electrical Engineers",

number = "92",

}

TY - JOUR

T1 - Problems in designing FET MMICs with low distortion

AU - Webster, D. R.

AU - Haigh, D. G.

AU - Parker, A. E.

AU - Scott, J. B.

PY - 1994

Y1 - 1994

N2 - The issue of designing circuits with low distortion, concentrating on the difficulties involved is addressed. These difficulties include the selection of suitable simulator device models, selection of a convenient characterization technique and the selection of a suitable topology and operating point. A description of the FET behavior and the issue of the mathematical representation of the FET behavior for analysis, design and device characterization are presented. Lastly, a discussion of some of the issues in the design of linear and nonlinear circuits for low distortion is given.

AB - The issue of designing circuits with low distortion, concentrating on the difficulties involved is addressed. These difficulties include the selection of suitable simulator device models, selection of a convenient characterization technique and the selection of a suitable topology and operating point. A description of the FET behavior and the issue of the mathematical representation of the FET behavior for analysis, design and device characterization are presented. Lastly, a discussion of some of the issues in the design of linear and nonlinear circuits for low distortion is given.

UR - http://www.scopus.com/inward/record.url?scp=0028739454&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0028739454

SN - 0963-3308

JO - IEE Colloquium (Digest)

JF - IEE Colloquium (Digest)

IS - 92

ER -

Problems in designing FET MMICs with low distortion

Abstract

Other files and links

Fingerprint

Cite this