Simulations of modular multipliers on FPGA

Yinan Kong*, Braden Phillips

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference proceeding contributionpeer-review


A diverse variety of algorithms and architectures for modular multiplication have been published. They were recently classified into four classes, i.e. Sum of Residues, Classical, Barrett and Montgomery. This paper provides timing and area results for FPGA implementations and a survey of the four different architectures and wordlengths.

Original languageEnglish
Title of host publicationProceedings of the IASTED Asian Conference on Modelling and Simulation
EditorsL. Miao
Place of PublicationCalgary, Canada
PublisherACTA Press
Number of pages4
ISBN (Print)9780889867017
Publication statusPublished - 2007
Externally publishedYes
EventIASTED Asian Conference on Modelling and Simulation - Beijing, China
Duration: 8 Oct 200710 Oct 2007


OtherIASTED Asian Conference on Modelling and Simulation


  • Cryptography
  • E-security
  • FPGA
  • Modular multiplication
  • Simulations

Fingerprint Dive into the research topics of 'Simulations of modular multipliers on FPGA'. Together they form a unique fingerprint.

Cite this