Synthesis of HDL code for FPGA design using system generator
Mohd Fadzil Ain*, Majid S. Naghmash, Y. H. Chye
*Corresponding author for this work
Research output: Contribution to journal › Article › peer-review
7
Link opens in a new tab
Citations
(Scopus)