Three transistor pseudo-static RAM

D. J. Coggins*, D. J. Skellern

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review


This paper describes the design and successful fabrication of a 2 Kbit RAM macrocell in standard NMOS. A pseudo-static cell yields lower power or more flexible timing than other macrocell RAM options. The interaction between process parameters, circuit design and timing relationships is explored.

Original languageEnglish
Pages (from-to)81-91
Number of pages11
JournalJournal of Electrical and Electronics Engineering, Australia
Issue number3
Publication statusPublished - Sept 1989
Externally publishedYes


Dive into the research topics of 'Three transistor pseudo-static RAM'. Together they form a unique fingerprint.

Cite this