VLSI architecture of multiplier-less DWT image processor

Azadeh Safari, C. V. Niras, Yinan Kong

Research output: Chapter in Book/Report/Conference proceedingConference proceeding contributionpeer-review

6 Citations (Scopus)

Abstract

High performance digital image processing is considered a significant contributes of high performance embedded computing and signal processing projects. In this paper, we have provided the design and implementation of VLSI architecture of multiplier-less DWT image processor. The filter coefficients multiplication is resolved by simple shift and adds. Multi-resolution features of bi-orthogonal DWT and a new scheme of reading images from memory are employed to reduce the memory requirements. The image is processed by the overlapped blocks without dividing the image into sub blocks. The experimental results are provided for power, area and hardware utilization. The proposed design is smaller and faster than designs with multiplier based designs. This is, to our knowledge, the first hardware design paper that provides BDWT image processor from theory description to the front-end synthesis.

Original languageEnglish
Title of host publicationIEEE 2013 Tencon - Spring, TENCONSpring 2013 - Conference Proceedings
Place of PublicationPiscataway, NJ
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Pages280-284
Number of pages5
ISBN (Print)9781467363495
DOIs
Publication statusPublished - 2013
Event2013 1st IEEE TENCON Spring Conference, TENCONSpring 2013 - Sydney, NSW, Australia
Duration: 17 Apr 201319 Apr 2013

Other

Other2013 1st IEEE TENCON Spring Conference, TENCONSpring 2013
CountryAustralia
CitySydney, NSW
Period17/04/1319/04/13

Fingerprint Dive into the research topics of 'VLSI architecture of multiplier-less DWT image processor'. Together they form a unique fingerprint.

Cite this